Memory architecture - PDFSEARCH.IO - Document Search Engine

Memory architecture
Results: 1714

#	Item
381	Department of Electrical Engineering and Computer Science MASSACHUSETTS INSTITUTE OF TECHNOLOGYFallQuiz I Solutions Add to Reading List Source URL: css.csail.mit.edu Language: English - Date: 2014-07-10 13:02:28 Computer network security Memory management Shellcode X86 Data structure alignment Kerberos Page Google Native Client Memory address Computer architecture Computing Cyberwarfare
382	Making the Fast Case Common and the Uncommon Case Simple in Unbounded Transactional Memory E Christopher Lewis ∗ Milo M. K. Martin Add to Reading List Source URL: www.cis.upenn.edu Language: English - Date: 2007-04-14 13:06:54 Computer hardware Computer architecture Computer memory Central processing unit Cache coherency Software transactional memory Transactional memory CPU cache Cache Computing Transaction processing Concurrency control
383	How to Improve Cache Performance? CS252 Graduate Computer Architecture Lecture 7 Add to Reading List Source URL: www.cs.berkeley.edu Language: English - Date: 2003-06-11 14:31:47 Computing Computer architecture Cache CPU cache Translation lookaside buffer Alpha 21164 Write buffer Acumem SlowSpotter R8000 Computer hardware Computer memory Central processing unit
384	The Cake is a Lie: Privilege Rings as a Policy Resource Sergey Bratus1 , Peter C. Johnson1 , Michael E. Locasto2 , Ashwin Ramaswamy1 , and Sean W. Smith1 1 2 Dartmouth College Add to Reading List Source URL: www.cs.dartmouth.edu Language: English - Date: 2009-09-03 12:12:14 Linux Kernel X86 memory segmentation Ring Memory protection General protection fault Linux-VServer System call Operating system Computer architecture System software Software
385	´ Ecole Polytechnique F´ ed´ erale de Lausanne, Switzerland Add to Reading List Source URL: www.tuxmaniac.com Language: English - Date: 2010-01-19 05:45:28 Cache coherency Parallel computing Computer memory Microprocessors Central processing unit CPU cache Multi-core processor MESI protocol Cache coherence Computing Computer hardware Computer architecture
386	METAMOC: MODULAR EXECUTION TIME ANALYSIS USING MODEL CHECKING Andreas E. Dalsgaard1, Mads Chr. Olesen1, Martin Toft1, Ren´e R. Hansen1, Kim G. Larsen1 Abstract Safe and tight worst-case execution times (WCETs) are impor Add to Reading List Source URL: people.cs.aau.dk Language: English - Date: 2012-10-25 20:25:12 Central processing unit Instruction set architectures Classes of computers CPU cache Computer memory Worst-case execution time ARM9 Cache Microarchitecture Computer architecture Computing Computer hardware
387	User’s Manual FlipPOST Power Self-Test CARD for ISA and PCI Bus PCs Test Card for ISA and PCI Bus Add to Reading List Source URL: pc-diagnostics.com Language: English - Date: 2008-12-22 16:28:15 Computer architecture Power-on self-test Nonvolatile BIOS memory IBM Personal Computer Booting American Megatrends Option ROM Read-only memory DOS memory management BIOS Computer hardware Computing
388	Designing an Analyzable and Resilient Embedded Operating System Philip Axer, Rolf Ernst TU Braunschweig Institute of Computer and Network Engineering {axer,ernst}@ida.ing.tu-bs.de Add to Reading List Source URL: www.danceos.org Language: English - Date: 2012-07-13 08:51:57 Fault-tolerant computer systems Central processing unit Computer errors Computer memory Fault-tolerant system Software Crash LEON Ring Computing Computer hardware Computer architecture
389	PICBIT: A Scheme System for the PIC Microcontroller Marc Feeley / Universit´e de Montr´eal Danny Dub´e / Universit´e Laval ABSTRACT Add to Reading List Source URL: repository.readscheme.org Language: English - Date: 2010-10-22 08:05:30 Computer architecture Memory management Data types Programming language implementation Garbage collection PIC microcontroller Pointer 16-bit C Computing Software engineering Microcontrollers
390	Microsoft Word - FastKVS_Final.docx Add to Reading List Source URL: www.aerospike.com Language: English - Date: 2015-02-09 14:14:14 Computer memory Instruction set architectures Intel Xeon Solid-state drive X86 Random-access memory Multi-core processor Computing Computer hardware Computer architecture

UPDATE